INCH-POUND MIL-M-38510/112B 18 February 2004 SUPERSEDING MIL-M-38510/112A 27 January 1986

MILITARY SPECIFICATION

MICROCIRCUITS, LINEAR, VOLTAGE COMPARATORS, MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

Reactivated after 18 February 2004 and may be used for either new or existing design acquisition

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF-38535.

1. SCOPE

1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic silicon, voltage comparators. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.3)

1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535, and as specified herein.

1.2.1 <u>Device types.</u> The device types are as follows:

Device type	<u>Circuit</u>
01	Quad voltage comparator, single supply, low power
02	Dual voltage comparator, single supply, low power

1.2.2 <u>Device class.</u> The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 <u>Case outline</u>. The case outline are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
A <u>1</u> / C D	GDFP5-F14 or CDFP6-F14 GDIP1-T14 or CDIP2-T14 GDFP1-F14 or CDFP2-F14 CDIP1-T0 or CDFP2-F14	14 14 14	Flat pack Dual-in-line Flat pack
P G 2	GDIP1-T8 or CDIP2-T8 MACY1-T8 CQCC1-N20	8 8 20	Dual-in-line Can Square leadless chip carrier

1/ Inactive package case outline.

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, 3990 East Broad St., Columbus, OH 43216-5000, or email ed to bipolar@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at www.dodssp.daps.mil.

AMSC N/A

FSC 5962

1.3 Absolute maximum ratings.

Positive supply voltage	
Output voltage	36 V
Input voltage range	
Differential input voltage	
Sink current	(11 3/
Output short circuit to ground	—
Storage temperature range	65°C to +150°C
Junction temperature (T _J)	+175°C <u>4</u> /
Lead temperature (soldering, 60 s)	+300°C.

1.4 Recommended operating conditions.

Supply voltage (V _{CC})	5 V dc to 30 V dc
Operating temperature range	-55°C to +125°C

1.5 Power and thermal characteristics.

Case outline	<u>Package</u>	Maximum allowable power dissipation	maximum <u>θ၂-C</u>	maximum <u>θ၂-Α</u>
A, D	14-lead FP	350 mW @ T _A = 125°C	60°C/W	140°C/W
С, Р	Dual-in-line	400 mW @ T _A = 125°C	35°C/W	120°C/W
G	8-lead can	330 mW @ T _A = 125°C	40°C/W	150°C/W
2	20-terminal	90 mW @ T _A = 125°C	55°C/W	121°C/W

2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.1 Government documents.

2.1.1 <u>Specifications, standards, and handbooks</u>. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

- 3/ No protection exists for short circuits to the positive supply.
- $\underline{4}$ / For short term test (in the specific burn-in and life test configuration when required and up to 168 hours maximum) T_J = 275°C.

^{2/} The input voltage should be within the common mode range to insure a proper output state.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

(Copies of these documents are available online at http://assist.daps.dla.mil;quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this specification and the references cited herein the text of this document shall takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4).

3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.3.2 <u>Schematic circuits</u>. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.

3.3.3 Case outlines. The case outlines shall be as specified in 1.2.3.

3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.

3.6 <u>Electrical test requirements</u>. Electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.8 <u>Microcircuit group assignment</u>. The devices covered by this specification shall be in microcircuit group number 50 (see MIL-PRF-38535, appendix A).

Characteristics	Symbol	Symbol Conditions 1/ 5 V < + V _{CC} < 30 V		Lir	nits	Units
		(see 3.5 and figure 2 unless otherwise indicated)		Min	Max	
Input offset voltage	Vio	T _A = +25°C <u>2</u> /	All	-5	5	mV
		-55°C ≤ T _A ≤ 125°C <u>2</u> /		-7	7	
Input offset voltage	$\frac{\Delta V}{\Delta T}IO$	$-55^{\circ}C \le \Delta T_{\mathbf{A}} \le 25^{\circ}C$	All	-25	25	μV/°C
temperature sensitivity	ΔT	$25^{\circ}C \le \Delta T_{A} \le 125^{\circ}C$		-25	25	
Input offset current	IIO	R s = 20 k, 25°C ≤ T A ≤ 125°C <u>2</u> /	All	-25	25	nA
		R s = 20 k, T A = -55°C <u>2</u> /		-75	75	
Input offset current	$\frac{\Delta V}{\Delta T}IO$	-55°C ≤ T A ≤ 25°C	All	-400	400	pA/°C
temperature sensitivity	ΔT	$25^{\circ}C \leq T_{A} \leq 125^{\circ}C$		-300	300	
Input bias current	+I _{IB}	R _S = 20 k, 25°C ≤ T _A ≤ 125°C <u>2</u> /	All	-100	+0.1	nA
		R s = 20 k, T A = -55°C <u>2</u> /		-200	+0.1	
	-I _{IB}	R s = 20 k, 25°C ≤ T A ≤ 125°C <u>2</u> /		-100	+0.1	
		R s = 20 k, T A = -55°C <u>2</u> /		-200	+0.1	
Input voltage common	CMR	+V _{CC} = 30 V <u>3</u> /	All	75		dB
mode rejection		+V _{CC} = 5 V <u>3</u> /		70		
Output leakage	ICEX	$+V_{CC} = V_{O} = +30 V,$	All		1.0	μA
		$25^{\circ}C \leq T_{\mathbf{A}} \leq 125^{\circ}C$				
Input leakage current	+I _{IL}	+V _{CC} = 36 V, V+I = 34 V, V-I = 0 V	All	-500	500	nA
	-I _{IL}	+V _{CC} = 36 V, V+ _I = 0 V, V- _I = 34 V		-500	500	
Low level output	VOL	+V _{CC} = 4.5 V, I o = 4 mA, T A = +25°C	All		0.4	V
voltage		+V _{CC} = 4.5 V, I o = 8 mA, T A = +25°C			1.5	
		+V _{CC} = 4.5 V, I o = 4 mA,			0.7	
		-55°C ≤ T A ≤ 125°C				
		+V _{CC} = 4.5 V, I _O = 8 mA,			2.0	
		-55°C ≤ T A ≤ 125°C				

TABLE I. Electrical performance characteristics.

See footnotes at end of table.

Characteristics	Symbol	Conditions <u>1</u> / 5 V < + V _{CC} < 30 V	Device Type	Lin	nits	Units
		(see 3.5 and figure 2 unless otherwise indicated)		Min	Max	
Power supply current	ICC	V IO = 15 mV, +V _{CC} = 5 V, T A = -55°C	All		3	mA
		V IO = 15 mV, +V _{CC} = 5 V, T A = 25°C			2	
		V _{IO} = 15 mV, +V _{CC} = 5 V, T _A = 125°C			2	
		V IO = 15 mV, +V _{CC} = 30 V, T A = -55°C			4	
		V IO = 15 mV, +V _{CC} = 30 V, T A = 25°C			3	
		V _{IO} = 15 mV, +V _{CC} = 30 V, T _A = 125°C			3	
Open loop voltage gain	Avs	+V _{CC} = 15 V, R_L = 15 kΩ,	All	50		V/mV
		$1 \text{ V} \leq \text{V}_{O} \leq 11 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$				
		+V _{CC} = 15 V, R_L = 15 kΩ,	All	25		
		1 V \leq V _O \leq 11 V, -55°C \leq T _A \leq 125°C				
Channel separation	CS	$+V_{CC} = 30 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \text{ figure 4}$	All	80		dB
Response time	t _{RLH}	+V _{CC} = 5 V, V _{IN} = 100 mV,	All		5	μs
low-to-high level		$R_L = 5.1 \text{ k}\Omega$, see figure 3,				
		V_{OD} = 5 mV, -55°C \leq T _A \leq 25°C				
		+V _{CC} = 5 V, V _{IN} = 100 mV,			7	
		$R_L = 5.1 \text{ k}\Omega$, see figure 3,				
		V _{OD} = 5 mV, T _A = 125°C				
		+V _{CC} = 5 V, V _{IN} = 100 mV,			0.8	
		$R_L = 5.1 \text{ k}\Omega$, see figure 3,				
		V_{OD} = 50 mV, -55°C \leq T _A \leq 25°C				
		$+V_{CC} = 5 V, V_{IN} = 100 mV,$			1.2	
		$R_L = 5.1 \text{ k}\Omega$, see figure 3,				
		V _{OD} = 50 mV, T _A = 125°C				

TABLE I. <u>Electrical performance characteristics</u> – Continued.	TABLE I.	E I. Electrical	performance	characteristics -	Continued.
---	----------	-----------------	-------------	-------------------	------------

See footnotes at end of table.

Characteristics	Symbol	Conditions <u>1</u> / 5 V < + V _{CC} < 30 V	Device Type	Lin	nits	Units
		(see 3.5 and figure 2 unless otherwise indicated)		Min	Max	
Response time high-to-low level	^t RHL	+V _{CC} = 5 V, V _{IN} = 100 mV, R _L = 5.1 kΩ, see figure 3, V _{OD} = 5 mV, -55°C \leq T _A \leq 25°C	All		2.5	μs
		+V _{CC} = 5 V, V _{IN} = 100 mV, R _L = 5.1 kΩ, see figure 3, V _{OD} = 5 mV, T _A = 125°C			3	
		+V _{CC} = 5 V, V _{IN} = 100 mV, R _L = 5.1 kΩ, see figure 3, V _{OD} = 50 mV, -55°C ≤ T _A ≤ 25°C			0.8	
		+V _{CC} = 5 V, V _{IN} = 100 mV, R _L = 5.1 kΩ, see figure 3, V _{OD} = 50 mV, T _A = 125°C			1.0	
Voltage latch (high level input)	VLAT	+V _{CC} = 5 V, T _A = 25°C, V _{IN} = 10 V, figure 9, I _O = 4 mA	All		0.4	V

TABLE I. Electrical performance characteristics – Continued.

FOOTNOTES :

- 1/ For devices marked with the "Q" certification mark, the parameters listed herein may be guaranteed if not tested to the limits specified in accordance with the manufacturer's QM plan.
- $\frac{2}{10}$ V_{IO}, I_{IO} and \pm I_{IB} shall be measured at the common mode extremes at 30 V and 5 V, as shown below:

Condition	Common Mode	+V _{CC}	-V _{CC}	+V _{IN}	+V _O
1	(-CM)	30 V	0 V	0 V	15 V
2	(+CM)	2 V	- 28 V	0 V	-13 V
3	(-CM)	5 V	0 V	0 V	1.4 V
4	(+CM)	2 V	-3 V	0 V	-1.6 V

 $\underline{3}$ / CMR shall be calculated from V_{IO} measurements defined in footnote $\underline{2}$ /.

	Subgroups (see table III)
MIL-PRF-38535	Class S	Class B
test requirements	devices	devices
Interim electrical parameters	1	1
Final electrical test parameters	1*, 2, 3, 4	1*, 2, 3, 4
·		
Group A test requirements	1, 2, 3, 4, 5,	1, 2, 3, 4, 5,
	6, 7, 8, 9	6, 7, 8, 9
Group B electrical test parameters when	1, 2, 3 and	N/A
using the method 5005 QCI option	table IV delta	
	limits	
Group C end-point electrical parameters	1, 2, 3 and	1 and table
	table IV delta	IV delta
	limits	limits
Group D end-point electrical parameters	1, 2, 3	1

TABLE II. Electrical test requirements.

*PDA applies to subgroup 1 (see 4.3c).

4. VERIFICATION.

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as function as described herein.

4.2 <u>Screening</u>. Screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Reverse bias burn-in (method 1015 of MIL-STD-1835) required on class S devices only.
- d. Additional screening for space level product shall be as specified in MIL-PRF-38535.

4.3 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-38535.





Figure 1. Terminal connections.








Figure 1. Terminal connections - Continued.



See following notes.

FIGURE 2. Test circuit for static and dynamic tests.



See following footnotes.

FIGURE 2. Test circuit for static and dynamic tests - Continued.

NOTES:

- 1 Test circuit pin conditions shall be as specified in the schedule of this figure.
- 2 Subgroups, test temperatures and limits shall be as specified in table III.
- 3 As required to prevent oscillations. Also, proper wiring procedures shall be followed to prevent oscillations. Loop response and settling time shall be consistent with test rate such that any value has settled to within 5% of its final value before measuring. Suggested values shown may not ensure loop stability for all layouts. Actual compensation also shall be approved by preparing activity prior to use.
- 4 Precautions shall be taken to prevent damage to the D.U.T. during insertion into the socket and change of relay contacts.
- 5 Any oscillation greater than 300 mV (pk-pk) shall be cause for device failure.
- 6 Relays K1 thru K4 select the comparator under test. The idle comparators have 1 V applied to the (-) input to force their outputs to the low state.
- 7 These resistors are $\pm 0.1\%$ tolerance matched to $\pm 0.01\%$. All other resistors are $\pm 1\%$ tolerance and capacitors are 10% tolerance.
- 8 Common mode rejection is calculated using the offset voltage values measured at the common mode range end points.
- 9 The relays shown indicate test connections only. All relays are shown in their de-energized states. Relay coils are not shown.
- 10 Saturation of the nulling amplifier is not allowed on tests where E value is measured.

FIGURE 2. Test circuit for static and dynamic tests - Continued.




FIGURE 3. Response time test circuit and waveform.





FIGURE 3. <u>Response time test circuit and waveform</u>. - Continued.



NOTES:

- 1 Adjust the signal generator so that V_{IN} is a 100 mV pulse train with a 10 µs pulse width at 50 kHz, t_{TLH} and $t_{THL} \leq 10$ ns and $Z_0 \approx 50\Omega$.
- 2 Setup procedure:
 - a. With $V_{IN} = 0$, adjust V_{REF} from -5.0 mV to +5.0 mV for subgroup 1, adjust V_{REF} from -7.0 mV to +5.0 mV for subgroups 2 and 3, in 0.1 mV steps and stop when output switches from high to low.
 - b. Change V_{REF} from the value obtained in (a) above by the required V_{OD} (overdrive).
 - c. Apply V_{IN} and measure the response time.
- 3 All resistor tolerances are $\pm 1\%$ and all capacitor tolerances are $\pm 10\%$.
- 4 The output capacitance includes scope, probe and jig capacitance.

FIGURE 3. Response time test circuit and waveform. - Continued.

DEVICE TYPE 01




FIGURE 4. Channel separation test circuit.

DEVICE TYPE 02




FIGURE 4. Channel separation test circuit. - Continued.


NOTES:

- 1 All resistor are $\pm 0.1\%$ tolerance and all capacitor are $\pm 10\%$ tolerance.
- 2 Precautions shall be taken to prevent damage to the D.U.T. during insertion into socket and change of state of relays (i.e. disable voltage supplies, current limit ±Vcc, etc.).
- 3 All relays are shown in the normal de-energized state. The following table shall be used to determine which relays to energize for each test. (For device type 02, use tests 87 and 90 only.)

Channel sep.	Channels	Relays	energized
test no.	tested	Driven channel	Monitored channel
87	A to B	2,3,4,6,8	9,12,13,14,15
88	A to C		17,20,21,22,23
89	A to D		25,28,29,30,31
90	B to A	10,11,12,14,16	1,4,5,6,7
91	B to C		17,20,21,22,23
92	B to D		25,28,29,30,31
93	C to A	18,19,20,22,24	1,4,5,6,7
94	C to B		9,12,13,14,15
95	C to D		25,28,29,30,31
96	D to A	26,27,28,30,32	1,4,5,6,7
97	D to B		9,12,13,14,15
98	D to C		17,20,21,22,23

4 The nulling amplifier shall be a JM38510/10101XXX or equivalent. Saturation of the nulling amplifier is not allowed.

FIGURE 4. Channel separation test circuit. - Continued.



- NOTES: 1 Test shall be performed on each comparator separately (device type 01 four comparators, device type 02
 - 2 Constant current source shall supply 4 mA into output.

FIGURE 5. Voltage latch test circuit.

TABLE III. Group A inspection.

Subgroup	Svmbol	MIL-STD- 883	Test	<u>1</u> / Notes	Adapter pin numbers Measured pin Energized Equation	Lir	mits	Unit
<u>9</u> p	-,	method	No.		1 2 3 4 5 6 7 8 9 10 relays No. Value Unit	Min	Max	
1	VIO	4001	1	<u>2</u> / <u>12</u> /	30 V 0 V 30 V 15 V 0 V 0 V GND <u>11</u> / 9 E ₁ V V _{I0} = E ₁	-5	5	mV
$T_A = 25^{\circ}C$			2		2 V -28 V 2 V -13 V 0 V 0 V GND <u>11</u> / 9 E ₂ V V ₁₀ = E ₂	-5	5	
			3		5V 0V 5V 1.4V 0V 0V GND 11/ 9 E_3 V $V_{10} = E_3$	-5	5	
			4		$ 2V - 3V 2V - 1.6V 0V 0V GND 11/ 9 E_4 V V_{IO} = E_4$	-5	5	
	I _{IO}	4001	5	2/ 12/	30 V 0 V 30 V 15 V 0 V 0 V GND K5, K6 <u>11</u> / 9 E ₅ V I _{IO} = 50 (E ₁ - E ₅)	-25	25	nA
			6		2 V -28 V 2 V -13 V 0 V 0 V GND K5, K6 11/ 9 E ₆ V I ₁₀ = 50 (E ₂ - E ₆)	-25	25	
			7		5 V 0 V 5 V 1.4 V 0 V 0 V GND K5, K6 $\frac{11}{9}$ E ₇ V $I_{I_0} = 50 (E_3 - E_7)$	-25	25	
			8		2 V -3 V 2 V -1.6 V 0 V 0 V GND K5, K6 <u>11</u> / 9 E_8 V $I_{IO} = 50 (E_4 - E_8)$	-25	25	
	+l _{IB}	4001	9	<u>2</u> / <u>12</u> /	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	-100	0.1	nA
			10		2 V -28 V 2 V -13 V 0 V 0 V GND K6 <u>11</u> / 9 E ₁₀ V +I _{IB} = 50 (E ₂ - E ₁₀)	-100	0.1	
			11		5 V 0 V 5 V 1.4 V 0 V 0 V GND K6 <u>11</u> / 9 E_{11} V $+I_{B} = 50 (E_3 - E_{11})$	-100	0.1	
			12		$2 \vee -3 \vee 2 \vee -1.6 \vee 0 \vee 0 \vee GND = K6 11 9 E12 V +IIB = 50 (E4 - E12)$	-100	0.1	
	-I _{IB}	4001	13	<u>2/ 12</u> /	30 V 0 V 30 V 15 V 0 V 0 V GND K5 <u>11</u> / 9 E ₁₃ V -I _{IB} = 50 (E ₁₃ - E ₁)	-100	0.1	nA
			14		2 V -28 V 2 V -13 V 0 V 0 V GND K5 <u>11</u> / 9 E ₁₄ V -l _{IB} = 50 (E ₁₄ - E ₂)	-100	0.1	
			15		5 V 0 V 5 V 1.4 V 0 V 0 V GND K5 <u>11</u> / 9 E ₁₅ V -I _{IB} = 50 (E ₁₅ - E ₃)	-100	0.1	
			16		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-100	0.1	
	CMR	4003	17	<u>3</u> /	Calculate value using data from tests 1 and 2. $\underline{9}/$ $CMR = 20 \log \left \frac{28000}{E_1 - E_2} \right $	76		dB
			18		Calculate value using data from tests 3 and 4. $\underline{9}$ / $CMR = 20 \log \left \frac{3000}{E_3 - E_4} \right $	70		
	ICEX	3009	19	4/	15 V 30 V 0 V 30 V 0 V 0 V 0 V 0 V GND K7, K8 <u>11</u> / 4 l ₁ mA l _{CEX} = l ₁		1.0	μA
	+I _{IL}	4001	20	<u>8</u> /	36 V 0 V 0 V 0 V 0 V 34 V GND K7, K8 11/ 8 I2 NA +I1L = I2	-500	500	nA
	-l _{ll}	4001	21	8/	36 V 0 V 0 V 0 V 34 V 0 GND K7, K8 11/ 7 I3 NA +IL = I3	-500	500	nA
	VoL	3007	22	$I_0 = 4 \text{ mA}$	15 V 4.5 V 0 V 4 mA 0 V 0 V 0 V 0 V GND K7, K8 11/ 4 E ₁₇ V V _{0L} = E ₁₇		0.4	V
			23	I ₀ = 8 mA	15 V 4.5 V 0 V 8 mA 0 V 0 V 0 V 0 V GND K7, K8 <u>11</u> / 4 E ₁₈ V V _{0L} = E ₁₈		1.5	V
	lcc	3005	24	$V_0 = V_{OL} \underline{5}/$	$15 V 5 V 0 V 0 V 0 V 0 V 0 V GND K1,K2,K3, 2 I_4 MA I_{CC} = I_4$		2	mA
			25		15 V 30 V 0 V 0 V 0 V 0 V 0 V GND K1,K2,K3, 2 I ₅ mA I _{CC} = I ₅		3	
2	Vio	4001	26	<u>2</u> /	30 V 0 V 30 V 15 V 0 V 0 V GND <u>11</u> / 9 E ₁₉ V V _{I0} = E ₁₉	-7	7	mV
T _A = 125°C			27		2 V -28 V 2 V -13 V 0 V 0 V GND <u>11</u> / 9 E ₂₀ V V ₁₀ = E ₂₀	-7	7	
			28		5V 0V 5V 1.4V 0V 0V GND <u>11</u> / 9 E ₂₁ V V ₁₀ = E ₂₁	-7	7	
			29		2 V -3 V 2 V -1.6 V 0 V 0 V GND <u>11</u> / 9 E ₂₂ V V ₁₀ = E ₂₂	-7	7	
	$\frac{\Delta V_{IO}}{\Delta T}$	4001	30	<u>7</u> /	$\frac{\Delta V_{IO}}{\Delta T} = [V_{IO} \text{ (test 26)} - V_{IO} \text{ (test 1)}] / 100^{\circ}\text{C}$	-25	25	μV/°C
	I _{IO}	4001	31	2/	30 V 0 V 30 V 15 V 0 V 0 V GND K5, K6 11/ 9 E ₂₃ V I _{IO} = 50 (E ₁₉ - E ₂₃)	-25	25	nA
	-10		32	=	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-25	25	
			33		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-25	25	
			34		$$ 2 V -3 V $$ 2 V -1.6 V 0 V 0 V $$ GND K5. K6 11/ 9 E ₂₆ V $1_{10} = 50$ (E ₂₀ $-= 2\pi)$	-25	25	
	ΔΙιο	4001	35	7/		-300	300	pA/°C
	ΔT				$\frac{1}{\Delta T} = [I_{10} (\text{test } 31) - I_{10} (\text{test } 5)] / 100^{\circ}\text{C}$			•
	+l _{IB}	4001	36	<u>2</u> /	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	-100	0.1	nA
			37		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-100	0.1	
			38		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	-100	0.1	
			39		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	-100	0.1	
	-I _{IB}	4001	40	<u>2</u> /	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	-100	0.1	nA
			41		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-100	0.1	
			42		5 V 0 V 5 V 1.4 V 0 V 0 V GND K5 <u>11</u> / 9 E ₃₃ V -I _{IB} = 50 (E ₃₃ - E ₂₁)	-100	0.1	
			43		2 V -3 V 2 V -1.6 V 0 V 0 V GND K5 <u>11</u> / 9 E ₃₄ V -I _{IB} = 50 (E ₃₄ - E ₂₂)	-100	0.1	

See footnotes at end of table.

TABLE III. Group A inspection - Continued.

Subgroup	Symbol	MIL-STD- 883	Test	<u>1</u> / Notes			A	Adapter p	oin num	bers				Energized	Me	easured	pin	Equation	Lii	mits	Unit
Subgroup	Symbol	method	No.	NOLES	1	2	3	4 5	6	7	8	9	10	relays	No.	Value	Unit	Lquation	Min	Max	Onit
2 T _A = 125°C	CMR	4003	44	<u>3</u> /	Calcula	ate valu	e usin	g data fr	om test	s 26 a	and 27.	<u>9</u> /				•		$CMR = 20 \log \left \frac{28000}{E_{19} - E_{20}} \right $	76		dB
			45		Calcula	ate valu	e usin	g data fr	om test	s 28 a	and 29.	<u>9</u> /						CMR = 20 log $\frac{3000}{E_{21} - E_{22}}$	70		
ſ	ICEX	3009	46	<u>4</u> /	-15 V 3	30 V 0	0 V 3	0 V 0 V	0 V	0 V	0 V		GND	K7, K8 <u>11</u> /	4	I ₆	μA	$I_{CEX} = I_6$		1.0	μA
	+l _{IL}	4001	47	<u>8</u> /				0 V		0 V				K7, K8 <u>11</u> /		I ₇	nA	$+I_{IL} = I_7$	-500	500	nA
	-I _{IL}	4001	48	<u>8</u> /				0 V		34 \				K7, K8 <u>11</u> /		I ₈	nA	-I _{IL} = I ₈	-500	500	
	Vol	3007	49				0V 4			0 V				K7, K8 <u>11</u> /		E ₃₅	V	$V_{OL} = E_{35}$		0.7	V
-			50	$I_0 = 8 \text{ mA}$				mA 0 V		0 V	0 V			K7, K8 <u>11</u> /		E ₃₆	V	$V_{OL} = E_{36}$		2.0	
	lcc	3005	51	$V_0 = V_{OL} \underline{5}/$	15 V	5 V (0 V	0 V	0 V	0 V	0 V		GND	K1,K2,K3, K4,K7,K8	2	l ₉	mA	$I_{CC} = I_9$		2	mA
			52		15 V 3	30 V (0 V	0 V	0 V	0 V	0 V		GND	K1,K2,K3, K4,K7,K8	2	I ₁₀	mA	$I_{CC} = I_{10}$		3	
3	Vio	4001	53	2/	3	30 V (0 V 0	30 \	/ 15 V	0 V	0 V		GND	11/	9	E ₃₇	V	$V_{10} = E_{37}$	-7	7	mV
₄ = -55°C	- 10		54				-	2 V		' 0 V			GND	<u>11/</u>	9	E ₃₈	v	$V_{10} = E_{38}$	-7	7	
A			55					5 V			0 V		GND	11/	9	E ₃₉		$V_{10} = E_{39}$	-7	7	
			56	-		-	-	-	-1.6 \				GND	11/	9	E ₄₀	V	$V_{10} = E_{40}$	-7	7	
ľ	ΔVιο	4001	57	<u>7</u> /		= [V ₁₀ (t	est 53) - V _{IO} (te	est 1)] /	B0°C	•					10			-25	25	μV/°C
_	ΔΤ				ΔΤ																
	I _{IO}	4001	58	<u>2</u> /			• •		/ 15 V					K5, K6 <u>11</u> /	9	E ₄₁		$I_{IO} = 50 (E_{37} - E_{41})$	-75	75	nA
			59 60	-				2 V						K5, K6 <u>11</u> /	9	E ₄₂		$I_{IO} = 50 (E_{38} - E_{42})$	-75	75 75	
			60 61	-		• •	-	5 V			0 V			K5, K6 11/		E ₄₃		$I_{IO} = 50 (E_{39} - E_{43})$	-75		
-		4001	62	<u>7</u> /		2 V -	3 V	2 V	-1.6 \	/ 0 v	0 0		GND	K5, K6 <u>11</u> /	9	E ₄₄	V	$I_{IO} = 50 (E_{40} - E_{44})$	-75 -400	75 400	- 1/00
	$\frac{\Delta IIO}{\Delta T}$	4001	02		$\frac{\Delta V_{IO}}{\Delta T} =$	= [V _{IO} (t	est 58) - V _{IO} (te	est 5)] /	B0°C									-400	400	pA/°C
F	+l _{IB}	4001	63	<u>2</u> /	3	30 V (0 V 0	30 \	/ 15 V	0 V	0 V		GND	K6 11/	9	E ₄₅	V	$+I_{IB} = 50 (E_{37} - E_{45})$	-200	0.1	nA
	10		64	1 -		2V -2	28 V	2 V	′ -13 \	' 0 V	0 V		GND	K6 <u>11</u> /	9	E ₄₆	V	$+I_{IB} = 50 (E_{38} - E_{46})$	-200	0.1	
			65			5V (0 V 0	5 V	′ 1.4 V	' 0 V	0 V		GND	K6 <u>11</u> /	9	E ₄₇	V	$+I_{IB} = 50 (E_{39} - E_{47})$	-200	0.1	
			66					2 V		/ 0 V	0 V		GND	K6 <u>11</u> /	9	E ₄₈	V	$+I_{IB} = 50 (E_{40} - E_{48})$	-200	0.1	
	-I _{IB}	4001	67	<u>2</u> /				30 \					GND	K5 <u>11</u> /	9	E ₄₉	V	-I _{IB} = 50 (E ₄₉ – E ₃₇)	-200	0.1	nA
			68				-	2 V		' 0 V			GND	K5 <u>11</u> /	9	E ₅₀	V	$-I_{IB} = 50 (E_{50} - E_{38})$	-200	0.1	
			69	_			• •	5 V					GND	K5 <u>11</u> /	9	E ₅₁	V	$-I_{IB} = 50 (E_{51} - E_{39})$	-200	0.1	
-	CMR	4003	70 71	3/				2 V g data fr	-1.6				GND	K5 <u>11</u> /	9	E ₅₂	V	$-I_{IB} = 50 (E_{52} - E_{40})$ CMR = 20 log	-200 76	0.1	dB
	CIVIR	4003	71	<u>.</u>	Calcula	ile valu	e usii	y uala li	omiesi	5 00 6	anu 54.	<u>9</u> /						28000	70		uВ
			70	4	0-1			a dati f				<u> </u>						E37 – E38	70		
			72		Calcula	ile valu	e usin	g data fr	om test	5 55 8	ano 56.	<u>9</u> /						CMR = 20 log $\frac{3000}{E_{39} - E_{40}}$	70		
	ICEX	3009	73	<u>4</u> /				0 V 0 V		0 V				K7, K8 <u>11</u> /		I ₁₁		$I_{CEX} = I_{11}$		1.0	μΑ
Ļ	+l _{IL}	4001	74	<u>8</u> /			•••	0 V		0 V				K7, K8 <u>11</u> /		I ₁₂	nA	$+I_{1L} = I_{12}$	-500	500	nA
ļ	-I _{IL}	4001	75	<u>8/</u>			-	0 V		34 \				K7, K8 <u>11</u> /		I ₁₃		$-I_{IL} = I_{13}$	-500	500	nA
	Vol	3007	76 77	$I_0 = 4 \text{ mA}$ $I_0 = 8 \text{ mA}$			0V4 0V8	mA 0 V mA 0 V		0 V 0 V				K7, K8 <u>11</u> / K7, K8 11/		E ₅₃ E ₅₄	V	$V_{OL} = E_{53}$ $V_{OL} = E_{54}$		0.7 2.0	V
-	lcc	3005	78	$V_0 = V_{OL} \frac{5}{2}$				0 V	-	0 V				K1,K2,K3, K4,K7,K8	2	I ₁₄		$I_{\rm CC} = I_{14}$		3	mA
			79	-	15 V 3	30 V (0 V 0	0 V	0 V	0 V	0 V			K1,K2,K3,	2	I ₁₅	mA	$I_{CC} = I_{15}$		4	
														K4,K7,K8							

See footnotes at end of table.

21

Subgroup	Symbol	MIL-STD- 883	Test	<u>1</u> / Notes				Adap	oter pir	n numb	ers				Energized	М	easured	pin	Equation	Lii	nits	Unit
0 1		method	No.		1	2	3	4	5	6	7	8	9	10	relays	No.	Value	Unit		Min	Max	
4 T _A = 25°C	Avs	4004	80	<u>6</u> /		15 V	0 V		15 V	11 V 1 V	0 V	0 V		GND	<u>11</u> /	9	E ₅₅ E ₅₆	V	$A_{V} = \frac{10}{E_{56} - E_{55}}$	50		V/mV
5 F _A = 125°C	Avs	4004	81	<u>6</u> /		15 V	0 V		15 V	11 V 1 V	0 V	0 V		GND	<u>11</u> /	9	E ₅₇ E ₅₈	V	$A_{V} = \frac{10}{E_{58} - E_{57}}$	25		V/mV
6 Г _А = -55°С	A _{vs}	4004	82	<u>6</u> /		15 V	0 V		15 V	11 V 1 V	0 V	0 V		GND	<u>11</u> /	9	E ₅₉ E ₆₀	V	$A_{V} = \frac{10}{E_{60} - E_{59}}$	25		V/mV
7	t _{RLH}		83			= 5 V; \		00 m'	V						•		$V_{OD} = \xi$		See response time		5	μs
Γ _A = 25°C			84			5.1 KΩ											$V_{OD} = \xi$		Waveforms		0.8	
	t _{RHL}		85 86	-	Figure	e 3											$V_{OD} = \xi$ $V_{OD} = \xi$	5 mV		-	2.5 0.8	
	CS		87	+V _{cc} = 30 V fig. 4		20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₆₁ E ₆₂	V	CS = 20 log $\frac{30000}{E_{61} - E_{62}}$	80	0.0	dB
			88			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₆₃ E ₆₄	V	$CS = 20 \log \left \frac{30000}{E_{63} - E_{64}} \right $	80		
			89			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₆₅ E ₆₆	V	$CS = 20 \log \frac{30000}{E_{65} - E_{66}}$	80		
			90			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₆₇ E ₆₈	V	$CS = 20 \log \frac{30000}{E_{67} - E_{68}}$	80		
			91			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₆₉ E ₇₀	V	$CS = 20 \log \left \frac{30000}{E_{69} - E_{70}} \right $	80		
			92			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₇₁ E ₇₂	V	$CS = 20 \log \left \frac{30000}{E_{71} - E_{72}} \right $	80		
			93			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₇₃ E ₇₄	V	$CS = 20 \log \left \frac{30000}{E_{73} - E_{74}} \right $	80		
			94			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₇₅ E ₇₆	V	$CS = 20 \log \left \frac{30000}{E_{75} - E_{76}} \right $	80		
			95			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E77 E78	V	$CS = 20 \log \left \frac{30000}{E_{77} - E_{78}} \right $	80		
			96			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₇₉ E ₈₀	V	$CS = 20 \log \left \frac{30000}{E_{79} - E_{80}} \right $	80		
			97	1		20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₈₁ E ₈₂	V	$CS = 20 \log \left \frac{30000}{E_{81} - E_{82}} \right $	80		
			98			20 V	-10 V			15 V		+1 V -1 V		GND	See figure 4	9	E ₈₃ E ₈₄	V	CS = 20 log $\frac{30000}{E_{83} - E_{84}}$	80		

TABLE III. Group A inspection - Continued.

See footnotes at end of table.

TABLE III. Group A inspection - Continued	ntinued.
---	----------

Subgroup	Symbol	MIL-STD- 883	Test	<u>1</u> / Notes			Ada	pter pi	n numb	ers				Energized		easured	pin	Equation	Li	mits	Unit
		method	No.		1 2		3 4	5	6	7	8	9	10	relays	No.	Value	Unit		Min	Max	
8	t _{RLH}		99		+Vcc = 5 \	/; Vin	= 100 n	۱V								$V_{OD} = $	5 mV	See response time		7	μs
T _A = 125°C	t _{RLH}		100		$R_{L} = 5.1 \text{ K}$	Ω										$V_{OD} = $	50 mV	Waveforms		1.2	
	t _{RHL}		101		Figure 3											$V_{OD} = $				3	
	t _{RHL}		102		-											$V_{OD} = $	50 mV			1	
8	t _{RLH}		103		+Vcc = 5 \	/; Vin	= 100 n	۱V								$V_{OD} = $	5 mV	See response time		5	μs
T _A = -55°C	t _{RLH}		104		$R_{L} = 5.1 \text{ K}$	Ω										$V_{OD} = $	50 mV	Waveforms		0.8	
	t _{RHL}		105		Figure 3											$V_{OD} = $				2.5	
	t _{RHL}		106													$V_{OD} = $	50 mV			0.8	
9	Vlat		107		+Vcc = 5 \		jure 5													0.4	V
$T_A = 25^{\circ}C$			108		$I_0 = 4 \text{ mA}$															0.4	
			109																	0.4	
			110																	0.4	

- 1/ For devices marked with the "Q" certification mark, the parameters used herein may be guaranteed if not tested to the limits specified in accordance with the manufacturer's QM plan.
- 2/ V_{IO}, H_{ID}, +H_{IB} AND -H_{IB} measured over the common mode range for 30 V and 5 V power supply conditions.
- 3/ CMR is calculated for 30 V and 5 V power supply conditions.
- $\underline{4}$ I_{CEX} is measured with the output in the high state (V_{OH}) and connected to +30 V.
- 5/ Icc is measured at no load, but with the output of each op amp in its low state.
- <u>6</u>/ A_{vs} is measured with a 15 k Ω pullup resistor between the output levels of 1 V and 11 V.
- <u>7</u>/ Tests 30, 35, 57 and 62 which require a read and record measurement plus a calculation may be omitted except when subgroup 2 and 3 are being accomplished for group A sampling inspection and groups C and D end point measurements.
- 8/ +I_{IL} is measured with +34 V on the + input and 0 V on the input. -I_{IL} is measured with +34 V on the input and 0 V on the + input.
- 9/ Common mode refection is calculated using the offset voltage values measured at the common mode range end points.
- 10/ Each device shall be tested over the common mode range as specified in table III with the output forced to voltage midway between +V_{cc} and -V_{cc} supplies. V_{cM} is achieved by grounding the inputs and algebraically subtracting V_{cM} from each supply. Common mode refection is calculated using offset voltage values measured at the common mode rejection end points.
- 11/ Relays K1 thru K4 select comparator under test.

23

12/ Each comparator shall be tested separately, except for the Icc measurements where all comparators shall be connected as grounded followers.

4.4 <u>Technology Conformance inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 10 and 11 shall be omitted.
- 4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.
- b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 <u>Group D inspection</u>. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End point electrical parameters shall be as specified in table II herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified and as follows.

4.5.1 <u>Voltage and current</u>. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents are conventional current and positive when flowing into the referenced terminal.

ſ			+Vcc	30 V		
	Test no.	Test	Lin	nits	Delta	Units
			Min	Max		
ſ	1	Vio	-5	5	±1	mV
Ì	9	+l _{IB}	-100	0.1	±15	nA
ĺ	13	-l _{iB}	-100	0.1	±15	nA

TABLE IV. Group C end-point electrical parameters ($T_A = 25^{\circ}C$	TABLE IV.	Group C end-	point electrical	parameters	(T _A	= 25°C
---	-----------	--------------	------------------	------------	-----------------	--------

5. PACKAGING

5.1 <u>Packaging requirements</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

- a. Title, number, and date of the specification.
- b. Complete part number (see 1.2).
- c. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- d. Requirements for certificate of compliance, if applicable.
- e. Requirements for notification of change of product or process to acquiring activity in addition to notification of the qualifying activity, if applicable.
- f. Requirements for failure analysis (including required test condition of MIL-STD-883, method 5003), corrective action and reporting of results, if applicable.
- g. Requirements for product assurance options.
- h. Requirements for special lead lengths, or lead forming, if applicable. These requirements should not affect the part number.
- i. Requirements for "JAN" marking.
- j. Packaging requirements (see 5.1).

6.3 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.4 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:.

6.5.1 Logic threshold voltage. The approximate voltage at the output of the comparator at which the loading logic circuitry changes its digital state.

6.5.2 <u>Voltage gain</u>. The ratio of the change in output voltage to the change in voltage between the input terminals producing it with the dc output level in the vicinity of the logic threshold voltage.

6.5.3 <u>Response time</u>. The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. The input step drives the comparator from some initial, saturated input voltage to an input level just barely in excess of that required to bring the output from saturation to the logic threshold voltage. This excess is referred to as the voltage overdrive.

6.5.4 <u>Positive output level</u>. The dc output voltage in the positive direction with the input voltage equal to or greater than a minimum specified amount.

6.5.5 <u>Negative output level</u>. The dc output voltage in the negative direction with the input voltage equal to or greater than a minimum specified amount.

6.5.6 Low level output voltage. The maximum low state output voltage at a specified level of sink current into the device.

6.5.7 <u>Differential input voltage</u>. The difference between the two voltages applied to the input terminals of an amplifier. The difference is considered positive when the non-inverting input is positive with respect to the inverting input and negative when the inverting input is positive with respect to the non-inverting input (V_{ID}).

6.5.8 Output leakage current. The current into the output of an amplifier with the output in the high level (off) state.

6.6 Logistic support. Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.

6.7 <u>Substitutability</u>. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Military device type	Generic-industry type
01	LM 139
02	LM 193

6.8 <u>Changes from previous issue</u>. Asterisks are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

Custodians: Army – CR Navy - EC Air Force - 11 NASA – NA DLA-CC

Review activities: Army - MI, SM Navy - AS, CG, MC, SH, TD Air Force – 03, 19, 99 Preparing activity: DLA-CC

(Project 5962-1981)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at www.dodssp.daps.mil.